Introduction to Assembly





Today we're going to start learning assembly language

Today we're going to start learning assembly language

We're going to use HERA, which is a synthetic assembly language Today we're going to start learning assembly language

We're going to use HERA, which is a synthetic assembly language

Same basic concepts as all other assembly languages. Later I'll show you LLVM

# Logistical notes

- HERA doesn't run on a "real" processor like an i7
- Instead, you'll use a simulator
- You write it within a C++ program
- A library (we wrote) interprets as an assembly program

```
1 \oplus // iterative factorial calculation just for 6! and 9! in HERA.
 З
 4 #include <HERA.h>
 5 #include <HERA-print.h>
 6
7⊖void HERA main()
8 {
     // We use "single-precision" initially,
9
     // so we set the carry-block flag here.
10
11
       SETCB()
12
13
14
     // COMPUTE AND PRINT 6! AND 9!
15
     print("\n*** Let's 6! and 9! as easily as we can, i.e., by straight-line sequences of steps \n")
16
17
18
       SET(r1, 1)
       SET(r2, 2)
19
20
       MULT(r1, r1, r2)
                         // rl = 1*2
21
       SET(r2, 3)
       MULT(r1, r1, r2)
22
                         // rl = 1*2*3
       SET(r2, 4)
23
24
       MULT(r1, r1, r2) // r1 = 1*2*3*4
       SET(r2, 5)
                    // note: since r2 was 4, this could be INC(r2, 1)
25
       MULT(r1, r1, r2) // r1 = 1*2*3*4*5
26
       SET(r_2, 6) // note: since r_2 was 5, this could be INC(r_2, 1)
27
       MULT(r1, r1, r2) // r1 = 1*2*3*4*5*6
28
29
     print("6! is ")
30
31
     print reg(rl)
32
       // now, try to find 9! in single precision (starting with 6! in r2)
33
34
       INC(r2, 1) // taking advantage of the observation above
35
       MULT([r1, r1, r2)]
36
37
       INC(r2, 1)
38
39
       MULT(r1, r1, r2)
40
       INC(r2, 1)
41
       MULT(r1, r1, r2)
42
43
     print("9! computed in single precision is ")
44
```











HERA has 16 16-bit general purpose registers You use these like variables in C 16-bits wide



On a real processor, registers are the temporary variables They are **not** the main memory



Most processors only have a *very small* number of registers (tens)

### The Haverford Educational RISC Architecture

#### Table of contents

List of figures							
1 Purpose and History							
2 Architecture Overview: Registers, Flags, Memory Size							
3 Instruction Set	4						
3.1 Arithmetic, Shift, and Logical Instructions $(b_{15}=1, b_{15:12}=0011)$ 3.1.1 SETLO and SETHI $(b_{15:13}=111)$ 3.1.2 Three-address operations $(b_{15:13}=110, 101, \text{ or } 100)$ 3.1.3 Shifts, increments, and flag operations $(b_{15:12}=0011)$ ShiftsSet/clear flagsIncrements3.2 Memory Instructions $(b_{15:14}=01)$ 3.3 Control-Flow and Other Instructions $(b_{15:13}=000)$ 3.3.1 Branches, including jumps $(b_{15:13}=000)$ 3.3.2 Function call and return; Interrupt processing $(b_{15:12}=0010)$	$     \begin{array}{r}       4 \\       4 \\       5 \\       5 \\       5 \\       6 \\       6 \\       7 \\       7 \\       8     \end{array} $						
4 Assembly Language Conventions and Pseudo-Operations	9						
<ul> <li>5 Idioms</li> <li>5.1 Single-Precision Arithmetic</li> <li>5.2 Double-Precision or Mixed-Precision Arithmetic</li> <li>5.3 Control Flow and Branch Instructions</li> <li>5.4 Data Memory and Memory Instructions</li> <li>5.4.1 Arrays and Address Arithmetic</li> <li>5.4.2 Characters and Strings</li> <li>5.5 Function Calls</li> <li>5.5 L Exerciser Calls mith December in Decision "Caller Serv" of Decision</li> </ul>	10 10 11 12 12 15 16						

### Arithmetic

#### 3.1.2 Three-address operations $(b_{15:13}=110, 101, or 100)$

The three-address HERA operations are

$b_{15:12}$	Mnemonic	Meaning	Notes
1000	$\mathtt{AND}(d, a, b)$	$R_d(i) \leftarrow R_a(i) \wedge R_b(i)$	bit-wise logical and
1001	$\mathtt{OR}(d, a, b)$	$R_d(i) \leftarrow R_a(i) \lor R_b(i)$	bit-wise logical or
1010	$\mathtt{ADD}(d, a, b)$	$R_d \leftarrow R_a + R_b + (c \wedge F_4')$	use carry unless blocked
1011	$\mathtt{SUB}(d,a,b)$	$R_d \leftarrow R_a - R_b - (c' \wedge F'_4)$	use carry unless blocked
1100	$\mathtt{MULT}(d, a, b)$	$R_d \leftarrow (R_a \ast R_b)_{15:0},$	signed multiplication
		$R_t \leftarrow (R_a * R_b)_{31:16}$	
1101	$\mathtt{XOR}(d,  a, b)$	$R_d \leftarrow R_a \oplus R_b$	bit-wise exclusive or

These operations all modify the zero flag (true if and only if the result of the operation was zero) and sign flag (true iff  $b_{15}$  of the result is true). Addition and subtraction modify the overflow flag and carry flag. Unless the carry-block flag is true, addition and subtraction use the carry flag as the incoming carry. If carry-block is true, addition and subtraction ignore the carry flag (carry-in is 0 for addition and 1 for subtraction).

## Memory

(More on this later..)

### Control Flow

#### **3.3** Control-Flow and Other Instructions $(b_{15:14} = 00)$

Control-flow instructions include conditional branches, unconditional branches ("jump" instruction), and function and interrupt instructions.

#### 3.3.1 Branches, including jumps $(b_{15:13} = 000)$

HERA provides the following branches that transfer to an address in a register (b) and relative branches that transfer to the current positions plus an 8-bit signed offset (o). Relative branches are distinguished in assembly language by an appended "R" in the operation name.

$b_{15:12}$	$b_{11:8}$	Mnemonic	Meaning
0001/0	0000	BR(b)/BRR(o)	Unconditional branch $-true$
0001/0	0001		(unused)
0001/0	0010	$\operatorname{BL}(b)/\operatorname{BLR}(o)$	Branch if signed result $<0-(s\oplus v)$
0001/0	0011	$\mathtt{BGE}(b)/\mathtt{BGER}(o)$	Branch if signed result $\ge 0 - (s \oplus v)'$
0001/0	0100	BLE(b)/BLER(o)	Branch if signed result $\leq 0 - ((s \oplus v) \lor z)$
0001/0	0101	${\tt BG}(b)/{\tt BGR}(o)$	Branch if signed result $>0 - ((s \oplus v) \lor z)'$
0001/0	0110	$\mathtt{BULE}(b)/\mathtt{BULER}(o)$	Branch if unsigned result $\leq 0 - (c' \lor z)$
0001/0	0111	$\mathtt{BUG}(b)/\mathtt{BUGR}(o)$	Branch if unsigned result $>0 - (c' \lor z)'$
0001/0	1000	BZ(b)/BZR(o)	Branch if zero — $z$ (if CMP operands =)
0001/0	1001	BNZ(b)/BNZR(o)	Branch if not zero — $z'$ (if operands $\neq$ )
0001/0	1010	$\mathtt{BC}(b)/\mathtt{BCR}(o)$	Branch if carry $-c$ (unsigned result $\geq 0$ )
0001/0	1011	BNC(b)/BNCR(o)	Branch if not carry $-c'$ (unsigned $<0$ )
0001/0	1100	BS(b)/BSR(o)	Branch if sign (negative) — $s$
0001/0	1101	BNS(b)/BNSR(o)	Branch if not sign (non-negative) — $s'$
0001/0	1110	${\tt BV}(b)/{\tt BVR}(o)$	Branch if overflow — $v$
0001/0	1111	BNV(b)/BNVR(o)	Branch if not overflow — $v'$